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Abstract
PCM test structures are commonly used to check the produced wafers from the standpoint of the technologist. In general
these structures are managed inside the FAB and are focused on standard device properties. Hence their development and
analysis is not driven by analog circuit blocks, which are sensitive or often used. Especially for DFM/Y of analog circuits
the correlation between design and technology has to be dened. The knowledge of electrical behavior of test structures
helps to improve the designer’s sensitivity to technological questions.
This paper presents a method to bring the PCM methodology into the analog circuit design to improve design performance,
yield estimation and technology correlation. We show how both analog circuit and PCM blocks can be simulated and
analyzed in the design phase.
1 Introduction
Design for manufacturing and yield (DfM/Y) techniques be-
come more important for cooperation of wafer fabrication
(FAB) and circuit design. Technology characterization is es-
sential for both sides. But in general this topic is only driven
by FAB. If design of analog/mixed signal circuits is coming
to technology limits this topic becomes more interesting for
the design. It is interesting for both company structures with
in-house FAB and FAB less.
Process control monitor (PCM) test structures are part of
the SPC (statistical process control). They are used to char-
acterize and to control the technology in reference to the
technology specication such as threshold voltage Vth or in-
ternal parameter for special technology steps which are con-
dential. So the PCM test structures are developed and opti-
mized for technology purposes. The PCM test structures are
located beside the chip area of the customer on the wafer and
are processed by the same technology steps.
The validation of circuit performance in reference to cir-
cuit specication is divided into two main parts. Verication
and test stages are located before and after wafer fabrica-
tion respectively. Verication of the circuit during the design
stage is based on simulation, whose results depend particu-
larly on the accuracy of models. The test stage is used to
validate every fabricated chip and to sort all chips into cate-
gories (e.g. pass/fail).
Especially if the results of verication via simulation and
chip test does not match then the technology performance is
checked. So results of PCM test structures becomes interest-
ing for the analog designer too. PCM data experiences are
necessary for efcient analysis.
Correlation between technology and design is the basis for
successful DfY methods. This correlation can be proven by
suitable test structures.
The paper is divided into four parts. First we give a short
introduction to PCM test structures in fabrication process
and circuit design. The methodology to recognize dened
PCM test structures is presented in section 3. The method-
ology part of the paper is followed by three subsections of
practical examples, in detail that are mismatch of capacitors,
latch-up and bulk current of nmos transistors.
2 PCM Test Structures
2.1 PCM Test Structures for FAB
Only few PCM areas which covers a lot of single PCM test
structures are used for SPC by FAB. Figure 1 shows a exam-
ple of ve PCM areas which are distributed over the wafer.
PCM test structures cost wafer area and measurement time.
Hence the PCM area is reserved for concerns of the FAB but
is not provided for circuit design issues.
Number and measurement effort of the test structures de-
pend on specication and complexity of the technology. In
general the measuring is extracting some properties of every
test structure. Thus a couple of hundred up to thousands of
data are measured and analysed during wafer fabrication.
Criteria for PCM test structures from the view of the FAB
are
• Technology sensitive to control and verify the specica-
tion,
• Correlation to technology steps to support debugging,
• Less area consumption and
• Fast and efcient measurement to save costs.
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Figure 1: Wafer with five PCM areas which contain the test struc-
tures.
2.2 PCM Test Structures for Design
Circuit performance parameters are sensitive to technology
which can be seen on single yield. An analysis of yield
lost [1] shows how performance parameter sensitivities of
analog circuits can help to detect problems in the fabrication
process. The wafer map in Figure 2 shows low yield strips
of a mixed signal chip. It could be found that these strips are
the so-called nger print of the implanter equipment used.
As a result of the problem analysis a construction gap of the
implanter was found and could be solved together with the
tool manufacturer.
The example in Figure 2 claries the following items:
• Test structures have to be sensitive to technology.
Figure 2: Wafer map shows low yield strips coming from defective
implanter equipment. Process steps leave finger print at
the wafer which can be seen at circuit parameters of sen-
sitive circuits.
• Circuit properties have to be covered with test structures.
• Test structures have to be distributed over wafer (nger
print of equipment or technology).
• Area limitation constraints the size of test structures (see
Figure 3).
• Fast and efcient measuring principles are necessary to
save cost.
• Powerful wafer analyser and map tool for automatic and
optical inspection is basis for analysis (e.g. ZMD in-
house tool: WaferAnalyser [2]).
Because the analog performance parameter reviewed
in [1] is sensitive to a number of process parameters the
analysis was expensive and has to be an exception. Other
strategies can help to simplify such an analysis. The basic
idea of the strategies is the implementation of test structures
of key devices (e.g. coils) or sensitive circuit parts (see sec-
tion 4). Such test structures are area optimized to squeeze
them inside a pad ring (see Figure 3a) or between the chips
(see Figure 3b), also called scribe line monitors (SLM).
Device models are the connection from design to the tech-
nology. Accuracy and coverage of the device models are
limited in reference to possible effects. This fact divides the
test structures into two categories:
• Simulation and mesurement or
• Measurement only.
Correlation between technology and design can be re-
traced when results extraction of network simulation in de-
sign stage and property measurement in test stage are sup-
ported. In this case the used models cover the observed ef-
fects. So it is possible to develop the test structures and the
measurement method in a similar manner as circuit design
(cf. section 4.1 and 4.3).
PAD Ring
Circuit Core
test
structure1
a) b)
SL
M
 1
SLM 2
PAD Ring
Circuit Core
SL
M
 1
SLM 2
PAD Ring
Circuit Core
SL
M
 1
SLM 2
PAD Ring
Circuit Core
SL
M
 1
SLM 2
PAD Ring
Circuit Core
Figure 3: Area-saving strategies for test structures of chips. a) Part
of the PAD ring. b) Scribe line monitor (SLM) for uti-
lization of the saw area.
The second category containts test structures for effects
which are not covered by provided models like latch up (see
section 4.2).
3 PCM Test Structures Flow
The choice of the right test structures is not obvious. Some
ways are possible:
• General/standard conguration for analog circuits,
• Individual selected by analog designer and
• Circuit relevant for critical performance parameters (e.g.
tool supported).
The third way provides a method to choose test structures
which are interesting for the used circuitry. Due to the area
limitation for test structures, it is important to choose sensi-
tive test structures. We only want to give some details for
that point.
Figure 4 shows a tool supported ow to consider test struc-
tures and analog/mixed signal circuits. This ow helps the
choice and denition of test structure sets during design.
Circuit design inside the design environment Cadence [3]
is done by the Schematic Entry. Next the simulation is con-
gured and checked with the Analog Design Environment
(ADE). Basic analysis such as transient, AC, DC are used at
this step.
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Figure 4: Tool supported flow to consider PCM test structures in
circuit design.
The verication is carried out with the ZMD in-house ver-
ication environment called zmdAnalyser [4]. zmdAnalyser
is a design tool driven by analog/mixed signal designers to
improve the design work. This tool extends the Analog De-
sign Environment from Cadence. zmdAnalyser supports ad-
vanced corner and Monte Carlo analysis as well as special
analysis like sensitivity and trimming analysis [5, 6] which
are adapted to our design challenges.
The circuit performance measurements with specications
in reference to technology and operating conditions are the
focus of the verication environment. Figure 4 shows that
this methodology can be expanded to consider test structures
and the circuit. Data post processing inside the analysis step
can be used to investigate e.g. correlation of circuit and test
structure results together. Monte Carlo analysis with global
and local parameter variation is partially interesting for such
an analysis, too.
Advantages of the implementation inside the verication
environment are
• Known design stage of analog circuit design is not af-
fected.
• Test bench and analog circuit need no changes.
• Analog circuit and test structures can be simulated to-
gether over technology sets and operating conditions .
• PCM library contains for every test structure all neces-
sary data e.g. schematic, analysis, measurements and
specication.
• Analysis (e.g. correlation) between circuit performance
and test structure results are possible.
• Reuse of simulation management and analyses of data
post processing.
You should be aware the acceptance of any system like
that presented depends on the quantity and quality of ele-
ments in the test structure library. This library has to contain
elements to cover main design problems and different effects
(see section 3). Next section 4 introduces three examples of
test structures.
4 Examples
Examples for test structures are published in connection with
different analog properties. Behzard Razavi gives a wide
overview in [7] to technology characterization for analog
purposes with simple and effective test circuits. Articles on
the topic design for test (DfT) are interesting sources (e.g.
[8]), too.
Next sections presents three examples of test structures. If
mismatch of capacitors is critical for circuitry the test struc-
ture in section 4.1 should be used. A latch up test structure
in section 4.2 was developed to investigate parasitic effects.
Finally the last example shows how bulk current can be used
for technology characterization.
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Figure 5: Test structure to measure mismatch between capacitors.
a) Circuit of the test structure. b) Input voltage signals
in1 and in2 and output voltage signal out of the measur-
ing principle.
4.1 Capacitor Mismatch
Mismatch problems of devices are known by designers. But
it is sometimes underestimated because current tools and
process design kits (PDK) are based on several assumptions.
Mismatch inuence can be simulated by Monte Carlo simu-
lation. The statistical models used are generated with golden
mismatch layout rules. Hence a correlation between simula-
tion and test results of analog parameters depends on layout
realisation.
For small capacitors used in most analog circuits charac-
terization of mismatch is difcult. A simple test circuit and
measurement principle is presented in [9]. Figure 5a illus-
trates the schematic. The relative mismatch between the ca-
SLM
Figure 6: Layout of a test chip for development of capacitor mis-
match test structures. The SLM structure is marked for
comparison.
pacitor c1 and c2 can be measured. Transistor Mp1 is used
as a source follower to buffer the voltage signal at node X .
Node X can be reseted via the transistor Mn1.
Signals of the measurement principle are shown in Fig-
ure 5b. An interchanged ramp signal is applied at the ports
in1 and in2. During ramp signal at one port the other port
is grounded. The structure forms a capacitive divider for the
input ramp signal. A mismatch between C1 and C2 can be ex-
pressed with ∆C. ∆C has an affect on the slew rate S1 and S2
in the phase 1 and 2. This relation can be expressed by
∆C = C1
∆S
S1
with ∆S = S2−S1, ∆C = C2−C1 (1)
Parasitic capacitance at node X are canceled due to the
differential measurement principle which is carried out se-
quentially in phase 1 and 2.
The layout of a test chip to analyse mismatch of different
capacity values is shown in Figure 6. The SLM structure
with C1 = C2 = 0.25pF is marked.
4.2 Latch-up
Latch-up is dened as creation of a low-impedance path be-
tween the power supply rails by triggering on a parasitic four
layer (NPNP) bipolar structure. Latch-up immunity is im-
portant and specications are strong, especially for circuits
for automotive and sensor applications. Latch-up behaviour
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Figure 7: Test structure to review latch-up behaviour. a) Equiva-
lent circuit of the SCR structure with lateral BJT QNPN ,
vertical BJT QPNP, nwell resistance RNW and pwell re-
sistance RPW of the substrate. b) Layout of the SLM test
structure.
depends on wafer material, general layout and guard tech-
niques. These factors of inuence are unaccounted in device
models. Hence the latch-up inuence can not be simulated
offhand in standard design ows.
Beside the designed devices a number of unavoidable par-
asitic devices are built in a CMOS technology. These devices
are interconnected and form bipolar structures (cf. Figure 7a)
which are called silicon controlled rectier (SCR).
An example layout is shown in Figure 7b. In general net-
work simulation is insufcient supported in the PDKs. For a
xed layout it is possible to extract an equivalent circuit by
hand and create device models via device simulation.
The latch-up behaviour can be characterized by test struc-
tures. Investigation and development of guard structures
is described in [10]. The developed and optimized oat-
ing guard structures ensure a trigger current greater then
400mA@150◦.
That design capability is key know-how to design for au-
tomotive applications. Floating guard structures are also suc-
cessfully implemented in circuits of the AS-interface product
family [11, 12].
4.3 Bulk Current
Bulk current of MOS devices is sensitive to technological
changes. An overview is given in [13]. It can be measured
by the help of a simple test conguration which is illustrated
in Figure 8a. The qualitative characteristic of the bulk cur-
rent IB vs. gate voltage VG for xed source VS and drain VD
voltages is shown in Figure 8b.
A tolerance tube can be dened to distinguish between
specied or problematic technology conditions. Important
properties are the maximum bulk current IBmax at the related
gate voltage VGimax and the shape of the characteristic. These
parameters are shifted outside of the specied tube if for in-
stance the tolerance of implantation or oxide thickness are
violated.
The accuracy of device models (e.g. BSIM3v3) is not fo-
cused at the range of bulk current measurement. The marked
area in Figure 8b shows the range of reduced accuracy of the
bulk current.
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Figure 8: Test structure to measure bulk current. a) Measurement
circuit. b) Schematic diagram of the bulk current with
tolerance tube and area of reduced model accuracy.
5 Summary and Outlook
A method to consider PCM test structures in circuit design
has been presented. This tool-supported ow helps to select
the circuit’s most important test structures. Main advantages
are network simulation and data post processing analyses of
the circuit design together with the test structures. Basis for
the system is a library of test structures. Single devices and
test circuits are supported.
Restrictions of the described way can be seen in accuracy
and coverage of the device models. Not modeled effects like
latch-up can not be simulated and analysed. These test struc-
tures need equivalent circuit and additional device models.
Taking into account the sensitivity of analog circuitry to
technology we are striving to dene the correlation of tech-
nology to analog design in an early design status. Our way
is to utilize special SLMs for this purposes. Additional
SLMs for checking the inuence of physical phenomena
(here latch-up) complete this methodology. In this way the
early prediction of parameter yield will help us to decrease
measurement costs.
Our intention is directed especially to the substrate cur-
rent, which we take as a more integral parameter, which
experiences the inuence of certain technology processing
steps. Here our goal is to dene a tolerance tube, covering
the so-called bell-shape curve.
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